A novel approach, called PGEN, is proposed to generate test patterns for resettable or nonresettable synchronous sequential circuits. PGEN contains two major routines, Sequential PODEM (S-PODEM) and a differential fault simulator. Given a fault, S-PODEM uses the concept of multiple time compression supported by a pulsating model, and generates a test vector in a single (yet compressed) time frame. Logic simulation (included in S-PO-DEM) is invoked to expand the single test vector into a test sequence. The single test vector generation methodology and logic simulation are well coordinated and significantly facilitate sequential circuit test generation. A modified version of differential fault simulation is also implemented and included in PGEN to cover other faults detected by the expanded test sequence. Experiments using computer simulation have been conducted, and results are quite satisfactory.
INTRODUCTION
Sequential circuit testing has been recognized as the most difficult problem in the area of fault detection. The difficulty comes from the existence of memory elements. With memory elements, such as latches or flip-flops, the circuit output depends not only on the current inputs but also on the operation history (circuit states). Of course, it is possible to facilitate sequential circuit testing by adding some extra hard-ware, which enhances the controllability and observability of the circuit [22] . However, the test hardware increases hardware overhead and can degrade circuit performance. Thus, before using valuable chip space, test generation without adding extra hardware should be tried.
In this work, a novel approach called PGEN is proposed to generate test patterns for synchronous sequential circuits with or without a reset line. Instead of unfolding the sequential circuit into an iterative *E-mail: csiwbj @ccunix.ccu.edu.tw *Present address: Information Technology Services, AT & T Universal Card Services, Jacksonville, FL 32220, USA. *E-mail: srdpb @ acadvml.uottawa.ca 149 logic array, for a given fault, PGEN uses the concept of time compression and synthesizes in one time frame a single test vector representing the compressed form of multiple time frames. The single vector is then expanded into a test sequence by a logic simulator guided by dynamic or static cost analysis. In general, when a set of test patterns is applied to a sequential circuit, each signal line of the machine can be static or pulsating (changing logic values). The static line walues can be represented by conventional logic and fault models such as logic 1, 0, D,/) [20] , while the pulsating line values are represented with the model value P to reflect the circuit behavior in a single and yet compressed time frame. For this reason, the name of the proposed test generation method is PGEN (Pulsating Test Generation). Using the pulsating logic model, the sequential circuit behavior under a test sequence can be faithfully described in a single time frame.
The PODEM algorithm [10] used for combinational circuit testing is transplanted and upgraded to support the pulsating model for test pattern determination. PGEN contains two major parts. The first part, S-PODEM is used to synthesize a single test vector based on the compressed time frame, and expand the single vector into a test sequence. The second portion of PGEN is a modified version of the differential fault simulator [8] and is implemented to cover all faults detected by the test sequence developed by S-PODEM. In fact, the PGEN approach is a compromise between simulation-based and iterative logic array test methods. It utilizes the benefits of deterministic test generation methods to ascertain the required input signals for sensitizing and propagating the faults; however, the search for test patterns is greatly simplified by the pulsating model as will be shown later. PGEN also needs simulation; but, unlike conventional simulation-based methods which determine test patterns entirely by simulation, PGEN uses simulation only for test pattern expansion. In summary, the philosophy of PGEN is to utilize the advantages of simulation-based and iterative logic array testing, and avoid the difficulties of both approaches. The paper is organized as follows: Section 2 gives background on sequential circuit testing, and Section 3 explains the pulsating model. The PGEN algorithm and its special attributes are presented in Section 4, and Section 5 describes S-PODEM and its routines. Simulation and results are given in Section 6. Lastly, conclusions are given in Section 7.
BACKGROUND
To increase the efficiency of sequential test generators, algorithms proposed have utilized different techniques such as backward justification [4] [14] [15] [16] ; concurrent fault simulation [1] ; and use of previous state information [2] [14] . Three In the iterative test generation approach [2] [4] [5] [9] [13] [14] [15] [16] [17] [19] , the combinational model for a sequential circuit is constructed by regenerating the feedback signals from previous time copies of the circuit. Thus, the timing behavior of the circuit is approximated by iterative combinational levels. Topological analysis algorithms that activate faults and propagate the effect through these multiple copies of the combinational circuit are used to generate tests. This approach can be further divided as forward time, reverse time or a combination of forward and reverse time test generation.
In the simulation-based approach [6] [21 algorithms start with a random vector and simulate the circuit. From the simulation result, a cost function is computed. This cost is defined to be below a threshold only if the simulated vector is a test. If the vector is not a test, i.e., the cost is high, then cost reduction by gradual changes in the vector leads to a test.
All methods described above perform test generation based on circuit structures. Sequential circuit testing based on functions, especially using state tables, can also be found in [7] [12] [18] and will not be further discussed since the scope of this paper is TEST PATTERN GENERATION 151 mainly restricted to test generation based on circuit structure.
MOTIVATION AND MODELING
The PGEN approach considers single stuck-at fault detection with a special 1-value model, denoted as the P-model. The values of the P-model reflect the logic values (or circuit behavior) of different lines for both the fault-free and faulty circuits, when test patterns are applied. Section 3.1 justifies the motivation behind the P-model, and details of the P-model are given in Section 3.2.
Motivation
The basic idea of PGEN originated from the desire to compress the time frame by a reasonable method, rather than unfolding the sequential circuit. After careful study of a number of sequential circuits, it was observed and concluded that most of the primary inputs remain at some static values during test generation for a particular fault. Only a few primary inputs exhibit pulsating behavior. That is, a considerable number of lines will remain at some stationary value during the entire test generation process for a particular fault.
Pulsating line set (PLS)
When a line L experiences a change in its logic value (either fault-free or faulty circuit, or both) during the test experiment, L is known as a pulsating line. The set of all such pulsating lines is regarded as a pulsating line set, PLS.
Due to the presence of a fault, several effects may take place. If L SLS then there are two possibilities:
1. L gets the same static value for both faulty and fault-free circuits. By the definition of SLS, this value does not change with time. 2. L has a different static value for faulty and faultfree circuits. In the fault-free circuit it may get 0 (1), whereas in the faulty circuit it may receive a (0).
Assume that L PLS, then L may experience pulsating behavior in either the faulty or fault-free circuit or both. There are three possibilities:
1. L experiences pulsating behavior in both the faultfree and faulty circuits. 2. L experiences pulsating behavior in the fault-free circuit, but due to the fault effect it remains at a constant value in the faulty circuit. Thus, in the fault-free circuit it has value P, but in the faulty circuit it may have 0 or 1. 3. L keeps a static value (0 or logic value) in the fault-free circuit, but it experiences changes in line value for faulty circuit.
Static line set (SLS): A line which remains at a static value (both fault-free and faulty circuits) during the entire test operation is regarded as a static line.
The set of all such static lines constitutes a static line set, SLS.
There will be other lines which will experience different logic values, when test patterns are applied. To represent such a behavior in a compressed time frame, a new symbol is required. In the proposed P-model, this symbol is represented by P which hints that a particular line will change its value during the test generation process. Thus, the standard fault model is enhanced by this addition.
Logic Model and Operations
The logic model of PGEN consists of 11 values: 0, 1, D (1/0), /)(0/1), X, P, PO (P/O), P1 (P/l), 1P (l/P), OP(O/P), and PP(P/P). Here, D and/ have the same meaning as the one used in conventional methods [20] , i.e., D denotes logic in the good circuit and logic 0 in the faulty circuit. Similarly, /) indicates logic value 0 in the good circuit and in the faulty circuit. The P value is used for any pulsating signal. P0 (P1) indicates a pulsating signal in the good circuit and static value 0(1) in the faulty circuit, and 0P (1P) indicates 0(1) in the good circuit and P in the faulty circuit. Furthermore, PP represents a signal pulsating in the good machine with another signal pulsating (assuming different pulsating behavior) in the faulty machine. As usual, X denotes an unknown value. Once the logic model is determined, different logic operations need to be redefined. Table I According to the ISCAS format, each node N can have only one output and the output line of N is indicated by N as well. In context to fanout lines, a fault can occur either on a stem line or on a (fanout) branch line. As shown in Fig. 4 .1a fault F occurs on stem line L, thus F can be represented by (N, v) where N is the input node of the faulty line L and v is the fault value. However, representation of a branch line fault needs the use of both input and output nodes. As shown in Fig. 4 .1b, fault F is represented as ([N 1, N2], v). It requires two nodes to uniquely specify a fanout branch. Accordingly, in_fault_node and out_fault_node can be defined to respectively indicate the input and output nodes of the faulty line for fault F. For example, in Fig. 4 .1a the in_fault_node of fault F is N; while in Fig. 4 .1b, the in_fault_node is N and out_fault_node is N 2.
Pseudo Input Node
In synchronous sequential circuits there is at least one flip-flop in every single feedback loop, and all flipflops are identified as pseudo input nodes. The rationale behind the name "pseudo input" is that implication always starts from primary input nodes; however, it is also necessary to consider logic values on the flip-flops to initiate the implication process for loops. Although a flip-flop is not a real primary input, it works as a primary input to start implication. Thus, it is called a pseudo input node. In summary, the reason for the pseudo input node is to break the feedback loop by assigning an initial value to the flip-flop, such that the implication process can be initiated.
Consider an example shown in Fig. 4.2 ; the implication process starts with the primary input node, A, assigned a logic value by the backtracing process and the flip-flop identified as a pseudo input node. At the beginning of the implication process, all pseudo input nodes are assigned value 0. This strategy is consistent with the assumption that all flip-flops are resettable, and hence initially all of them will provide value 0.
Extension to the general case can be achieved by removing the reset constraint to the CUT, and will be discussed later.
During implication, it may be observed that input and output values of a pseudo input node do not match. In general, this mismatch can be resolved by representing the behavior using a pulsating signal which may or may not contain the fault effect. For instance, consider the circuit in Fig. 4 .2. Assume that primary input A is assigned value 1, and node G has been recognized as a pseudo input node. When implication starts, line G will have value 0 and G2 will have value 1. Since both inputs of G 3 have value 1, the output of G 3 will be 1. Now, node G has different values on its input and output lines. It is possible to continue the implication process by passing value from the pseudo input node, but in that case implication will continue forever and oscillate implication values between 0 and in the feedback loop.
So, in the S-PODEM algorithm whenever there is a mismatch between values at the input and output of a pseudo input node, the output will be assigned a value which contains some information regarding pulsating behavior. In this case, the output of G is assigned P. Implication continues, and nodes G2 and G 3 will also be assigned value P. At this point, pseudo input node G will have the same value at the input and output, and the implication stabilizes. As shown in Fig. 4 .2, the test behavior of multiple time frames has been compressed and faithfully represented by the pulsating model. Any faulty line assigned a pulsating value P, after the implication process, will be detected ( Fig. 4 .2). More details will be given in Section 5 which describes the implication process. Resolving input/output values for a pseudo input
Implication Types
It is important to distinguish implication types for different nodes. Consider the circuit in Fig. 4 .3, and assume that primary input A is not assigned any logic value. At the time of implication, initially G will be assigned value 0, and a logic will be as- ble. Thus, the implication algorithm stabilizes, and concludes that the fault can not be sensitized. According to the standard PODEM algorithm, the implication fails and backtracking will be performed. However, this is not a desirable action. By assigning value to input A, pseudo input node G1 will get value P and the fault will be sensitized. Consequently, to resolve this implication failure, backtracing and more primary input assignments are required instead of backtracking.
Careful observation reveals that the erroneous backtracking choice arose due to the temporary and local effect of the implication value generated by the pseudo input node. The decision in favor of backtracking was mainly based on the pseudo input node behavior at the first time-frame, rather than the complete (and compressed) time-frame behavior. The difference between the first-time-frame-info and alltime-frame-info arises only with pseudo input nodes.
For primary input nodes, implication values (0, or P) are stabilized in the first time frame and the values remain the same for the entire test experiment. So, the first-time-frame-info is equivalent to the all-timeframe-info for the implication values of primary inputs. Based on this discussion, two different implication types can be introduced, INPUT-IMPLIED (lIMP), and PSEUDO-IMPLIED (PIMP). In short, an IIMP line (or node) is one which is stabilized over all time frames; however, a PIMP line is not stabilized. Note that flip-flops are the only source of the PIMP implication type.
Implication of a node can be represented by a pair (imp-value, imp-type) in which imp-value indicates the implication value, while imp-type denotes the im-plication type. The implication value can be easily generated using Table I (Section 3) . The implication type of a given node N is determined according to the following rules.
1. All assigned primary inputs are IIMR 2. When any controlling input of N is IIMR the output of N is IIME 3. When all controlling inputs of N are PIMR the output of N is PIME 4. When all inputs of N are noncontrolling inputs, the output has a non-X value and at least one input is PIMP, then the output of N is PIME 5. When all inputs of N are noncontrolling IIMP and output has a non-X value, then the output of N is IIME 6. For any pseudo input node N, if its input and output have the same value, then the output becomes IIME 7. For any pseudo input node N, if the output of N is the in_fault_node, plus, the new and old implication values of N are the same, then the output of N is IIME 8. When the output of N is X, then N is NIMP (NON-IMPLIED).
Rules to 5 are easy to understand, once the proper relation of IIMP and PIMP with first-timeframe-info and all-time-frame-info is clear. For a given fault, a primary input will exhibit the same kind of behavior (with logic value 0, 1, or P) for the entire test experiment; hence it is IIME Besides, when a controlling input is IIMP, it is going to control the behavior of the gate output, and hence the output is also IIME Similarly, when the behavior of a node is controlled only by PIMP node(s), the output is also PIME According to rules 2 and 5, a node can be IIMP only when at least one of the controlling inputs is IIMP or all (noncontrolling) inputs are IIME Since pseudo input nodes initially have PIMP type, at least one of the inputs of the nodes in the feedback loop will be PIMP; and according to rules 3 and 4, their output will always be PIMP except for a controlling TEST PATTERN GENERATION 155 IIMP input. So nodes in a feedback loop may never be INPUT IMPLIED ( Fig. 4.4 ) unless rule 6 is considered. As shown in Fig. 4 .5, implication types of all nodes are changed to IIMP by applying rule 6; and this reflects that the circuit behavior is stable under the current input assignment.
If N is the in_fault_node, then the implication of pseudo input node N, only using rule 6, may not be stable. Assume that Din of N keeps receiving implication value P0, but Q of N is stuck-at-1. Then the resolved implication value (see Section 5.4.2) of N is determined as P1, and the implication values of Din and Q will never be the same. Consequently, the implication type of N will never be changed to IIME With the addition of rule 7, the implication type of node N is resolved to IIME The last rule deals with NON-IMPLIED or NIMP type. The NIMP type is introduced for sake of completeness only. Any line which has value X is not implied, and the implication type is NIME 5. THE S-PODEM ALGORITHM S-PODEM is a test generation algorithm characterized by a direct search process, in which decisions consist only of primary input assignments. As discussed before, S-PODEM generates single test vectors based on the concept of time compression which compacts the sequential circuit behavior using a pulsating model. Thus, instead of unfolding the sequential circuit into combinational logic array, S-PODEM 
Algorithm Find_Objective
The find_objective algorithm determines the next objective used by the backtracing routine. First, the routine checks ffhether or not fault f has been sensitized. The objective is set to sensitize f if: (1) faulty line L has value X; or (2) the logic value of L equals the fault value and L has a PIMP implication type. Then, the objective node and value are passed to the backtracing process.
If f has already been sensitized (regardless of the implication type of L), then the objective is to propagate the fault effect to a primary output. As in the case of the standard PODEM algorithm, a D-frontier is prepared for fault propagation. In PGEN, the D-frontier is implemented as a priority queue sorted on the ascending order of observability values. A lower observability value for node N indicates that N is easier to observe at a primary output; so the observability value serves as a good criterion of priority for the D-frontier.
As a member of the D-frontier, the basic requirements for node N are: (1) N has the fault effect on one of its inputs and X on its output; and (2) there exists an X-path from node N to a primary output. If no nodes can be included into the D-frontier using the above two criteria, it is still possible to find a potential D-frontier by loosening the requirements. Thus, node N can be a member of the potential D-frontier if: (1) N has the fault effect on one of its inputs and the implication type of N is PIMP; and (2) there exists an X-PIMP-path from N to a primary output. If no nodes can be found for the potential D-frontier, then the process of find-objective fails. Note that an X-PIMP-path is a path where all nodes have either value X on their outputs or have been assigned implication type PIMP.
The D-frontier is passed to the backtracing process to perform fault propagation. If backtracing from N fails, then N is discarded and another node is dequeued and backtraced. If the D-frontier becomes empty during backtracing, then the backtracing process returns failure and backtracking is performed. If backtracing from N succeeds, then implication based on the newly assigned primary input value is initiated. For fault propagation, the objective value of N is determined in such a way that all unassigned inputs of N will obtain a noncontrolling value.
Algorithm Backtracing
Given an initial objective, the backtracing process is employed to find a primary input assignment such that the objective can be accomplished. The backtracing algorithm used by PGEN considers D flip-flops as combinational nodes using a time compression technique, and must reach a primary input to terminate successfully. When backtracing reaches a primary input node N, it enters N into the decision tree along with the objective value of N. The objective value at primary input node N is known as the preset value of N, because the implication process starts with preset values at the primary input nodes. If the backtraced path is a feedback loop, then some nodes in the feedback loop may be traversed more than once.
Each time a D flip-flop is traversed during a backtracing, the clock line value is checked first. If the value is X then the next objective is to obtain value P for the clock input. The backtracing process is guided by controllability values derived using a modified SCOAP method. If the backtraced path is a feedback loop, then backtracing directed only by controllability values may never leave the loop. In order to solve this problem, the concept of backtrace count is utilized. The backtrace count of a node N is an enumeration of the number of times that N has been backtraced during a particular backtracing process. The controllabilities of each node are then weighted by the node's backtrace count, when a backtracing decision is made. If node N is overbacktraced then its controllabilities are weighted by a large number, and N will not be further backtraced. Therefore, infinite backtracing on a feedback loop can be avoided. When a D flip-flop node FF is backtraced more than once for each backtracing process, the backtracing can be further continued or restarted from the initial objective node. If the initial objective node N, TEST PATTERN GENERATION 157 which triggers the backtracing, has the objective value v recognized as the control value, then another backtracing path from N may be chosen to provide the control value. However, if v is not the control value of N, then the backtracing continues from FF.
The reason behind this strategy is not difficult to understand. It is possible that all rebacktracing from N ultimately stop on D flip-flops, and could result in infinite switching on rebacktracing from N. To avoid this situation, backtracing from FF continues regardless of the initial objective (N and v), if the backtrace count of FF exceeds a threshold value TH(bc) (TH(bc) is assumed 8 in this work).
Another major difference in the S-PODEM backtracing process from the standard one is the selection of the input node. In PGEN, the easiest input of a combinational node is always selected (guided by the controllability/observability values) regardless of the objective value. This approach helps avoid pseudo input nodes, and generally guides the backtracing process towards primary inputs. If a pseudo input node is eventually necessary, then backtracing will lead to a pseudo input node and finally to a primary input.
Given pairs (obnode, ob_newvalue), the obnode input which is the easiest to control to the desired value (ob_newvalue), than all other unassigned input nodes, is selected. With testability analysis, controlling an input is quantified by the corresponding controllability value, and a node can have different 0 and controllabilities. First chosen is an input node N with value X, when N has the lowest controllability value of being driven to the new_obvalue. If there is no input with the X value, then a PIMP input is selected. If backtracing fails, the initial objective (obnode, obvalue) is resumed and another backtracing is tried (at most 20 times in this experiment).
Finally, another backtracing threshold TH(bt) is added in the backtracing algorithm to assure termination of each backtracing process, whenever the total number of node traversals exceeds TH(bt). It fails if the backtracing process exceeds the backtracing threshold TH(bt), or is unable to find any input with X value or a PIMP type.
Algorithm Backtracking
The backtracking process is employed to explore the solution space and recover from incorrect decisions. If implication fails, or an objective can not be found, or backtracing is unsuccessful, then backtracking is invoked. This algorithm backtracks only on primary inputs, and pseudo input nodes are not involved. All implication values and types left by the last implication must be removed, before another new value is assigned to the backtracked primary input.
The backtracking process used in S-PODEM has three values since it allows assignment of 0, and P to any input. The logic value of primary input N is inverted at the first backtracking, and N is assigned value P at the second backtracking. One more backtracking will assign value X to N and remove N from the decision tree. Again, we emphasize that an implication on event (N X, NIMP) should be performed to remove the implication history left by the previous assignment on N. In addition, backtracking is a very time-consuming process, so a threshold is added to prevent backtracking from exploring the entire solution space. In PGEN, the backtracking threshold is set to 2w, where w is the number of primary inputs and k is 2 or 3.
Algorithm Implication
The implication process determines the value at different nodes based on the primary input and pseudo input node values. It should be emphasized that there is a basic difference between implication and simulation, though the basic purpose of both is quite similar. In the case of simulation, real time behavior of the circuit is imitated and each line will have a value from the set 0, 1, X. In implication the complete fault model, which includes some variables to represent fault effects, is used. Thus, implication includes both faulty and fault-free behavior using model values such as D, 1P, P0, etc. Conventionally, implication is used only for combinational circuits. For sequential circuits, all traditional approaches use simulation be-cause they did not use the concept of compressed timing behavior. This is one of the major features of PGEN.
Implication also uses an event list. The event list is implemented as a priority queue containing all the nodes which are already implied, but have not had their output nodes implied. Again observability values are used for priority determination; however, unlike the D-frontier, the priority queue is maintained according to the descending order of observability values. The nodes which are not easily observed from the primary outputs are thus given a higher priority for implication. Furthermore, implication of other nodes depending upon the values of these hard-toobserve nodes is delayed. This guarantees that implication values of the nodes closer to the primary inputs are settled, before these values are used for further implications.
As mentioned earlier, implication starts each time when a new preset value is assigned to a primary input by backtracing or backtracking. The primary input node is placed in the implied_list by the setu-p_implied_list routine. In the first implication of a given fault, all D flip-flops are also inserted into the implied_list for implication. The implication algorithm is designed as an event-driven one. For a fault f, implication values of all nodes in the CUT are only cleared in the initialization process of the first implication (for f). We do not clear implication values for the other implications for f (unless backtracking occurs) because:
1. there is no reason to destroy the implication history;
2. the implication speed is much faster with implication values retained; 3. the implication results of sequential circuits are quite implication-order dependent. If the implication values are erased, the implication order problem can further deteriorate.
the implication algorithm returns FAILURE. Since PGEN is not proved as a complete algorithm, this mechanism helps avoid infinite loops. At present, the implication threshold value is set to 4 times the number of nodes in the CUT. Successively a node, called implied_node, is dequeued from the implied_list; and each node N immediately connected to the output of the implied_node is checked for implication by the imply_node routine (see Section 5.4.2) . The imply_node routine also enqueues N into the implied_list, if N can be further implied and new events take place. A special flag, MORE_ASSIGN_REQ, signals an X-oscillation (see Section 5.4.2) and indicates a requirement for further backtracing. The objective node for backtracing is returned by parameter sp_node and the implication routine returns the same flag to the calling routine.
When all nodes are stabilized and no more events are left, a check is made to determine whether or not the faulty line receives a sensitizing value. If it does not have a sensitizing value and the in_fault_node is IIMP, failure is returned from the implication routine. Inhibition of fault effect propagation is also a cause of backtracking, but that is signaled by the find_objective routine.
Algorithm setup_implied_list
The setup_implied_list algorithm prepares an event list from the nodes in the decision tree. As discussed before, for the first implication of a fault f, the assigned primary input and all D flip-flops arc initial entries of the implied_list. All D flip-flops are initially set to value 0, and the primary input node is set to its preset value. If f is on a primary input line, the fault effect will be taken into account immediately.
On subsequent implications of f, only the newly assigned primary input is placed into the implied_list. Note that the implied_list provides event sources.
The implication algorithm keeps iterating until the implied_list is empty. Counter imp_cycle is employed to keep track of the number of times that different nodes have been implied. When the value of imp_cycle exceeds the implication threshold value,
Algorithm imply_node
The imply_node algorithm is responsible for implying a node called imnode, and enqueuing the imnode into the implied_list if it is successfully implied. The reason for the conversions is very simple. For example, if there is a 0 to D implication change on the output of FF, i.e., in the fault-free circuit the signal has a 0 to conversion, a pulsating effect (P) has occurred. However, if the circuit is faulty, the signal remains at 0. In summary, the new and old implication values on the output of FF are resolved and stored in the variable new_imvalue. For some signal conversions, the new implication value just overwrites the old implication value. For example, if the old implication value on the output of FF is P1 and the new value is 1P, then the new implication value is resolved as 1P. The implication value conversions are summaried in Table II . The first column (row) of Table II gives the old (new) implication values of FF, and resolved values can directly be obtained from the table entries. Note that if the output of FF is the fault site, then special implication value conversion must be considered. Assume that the output of FF is stuckat-0, and the new_imvalue of FF is P1; it is necessary to resolve the new_imvalue as P0. The implication type of FF is changed to IIMP if: (1) The resolved implication value of Q is the same as the implication value of Di; or (2) The output of FF is faulty, and the old imvalue and new imvalue of FF are the same.
The problem of X oscillation is very important.
Consider the circuit in Fig. 5.1(a) ; flip-flop G1 is recognized as a pseudo input node. Implication starts with value 0 on node G and continues with the output value of G 2 implied to logic 1. At that moment,input and output of pseudo input node G1 will be different and resolved to value P. As it can be observed from Fig. 5.1(b) , it is no longer possible to propagate the value P through node G2, and the output of G 2 will be set to X. Now, the input of node G is X and, according to the implication rules, X can not be propagated through a pseudo input node. Hence, the output will again be set to 0. This will repeat the situation of Fig. 5.1(a) , and the output of node G1 will keep oscillating between values 0 and P. Hence, each pseudo input node keeps an individual counter which counts the number of changes from a non-X value to X value. If there is an X-value oscillation occurring at pseudo input node N, then the X-oscillation counter of N will exceed the X-value change threshold. This indicates that there is one input (in the feedback loop) not assigned a value which provides the source of the X-value changes. So, this input should be found and backtracing continued until it is assigned an appropriate value. To indicate this, the imply_node routine returns a special value MORE_ASSIGN_REQ. Implication on combinational nodes is much easier. If implication of the current node N is successful, then the implication value with type of N is updated. In addition, N is enqueued into the implied_list to trigger more implication events.
Other Routines
The implication routine is actually invoked by the check_implication_and_justify routine. This routine simply invokes implication, and if implication returns the flag MORE_ASSIGN_REQ then it invokes the backtracing routine. Check_test_and_simulate is another simple algorithm. First, it determines whether or not the fault effect has reached a primary output by checking implication values on primary outputs. A fault is potentially detected if there exists at least one implication value of primary outputs containing P1, P0, 0P, 1P, PP, D, or/3 regardless of the implication types. If so, S-PODEM performs logic simulation to expand the single test vector into a test sequence. A successful result from the logic simulation indicates that the test sequence can detect the fault. Figure 5 .2 gives the circuit diagram oflSCAS89 benchmark circuit $27 (resettable), and a stuck-at-0 fault is assumed to occur on line L8. S-PODEM starts with all nodes assigned implication value X and implication type NIMP. Then, the find-objective routine is called to determine the initial objective (L8, 1). The backtracing process backtraces nodes L14, L0, and 0 is assigned to primary input L0. Implications start with events (L0 0, lIMP), (L7 0, PIMP), (L6 0, PIMP), and (L5 0, PIMP) inserted into the implied-list. Then, (L0 0, IIMP) and (L6 0, PIMP) imply (L14 1, IIMP), (L8 0, PIMP), (L10 0, IIMP), and (L5 0, IIMP); events L5 0 and L7 0 do not create any new events. Although implication value L8 0 masks fault L8 stuck-at-0, the PIMP implication type indicates that L8 0 is not a permanent logic value under the current input assignment; hence, implication does not fail.
A Complete Example
Since the fault has not been sensitized, the initial objective is still (L8, 1). The backtracing process traverses nodes L8, L6, L11, L9, L16, and finally primary input L3 is assigned value 1. The implication process arises by entering (L3 1, IIMP) into the implied-list, and triggers implication (L16 1, IIMP). Again, the fault is not sensitized and the same initial objective is used. Nodes L8, L6, L 11, L9, L 15, L12 are then backtraced, and L1 is assigned value 0.
By entering (L1 0, lIMP) into the implied-list, the following implications are performed: (L12 1, PIMP), (L15 1, PIMP), (L13 0, PIMP), (L7 0, IIMP), (L12 1, IIMP), (L15 1, IIMP), (L13 0, IIMP), (L9 0, IIMP), (Lll 1, IIMP), (L6 P, PIMP), (L 17 0, lIMP), (L8 P0, PIMP). The fault is not sensitized to the primary output. Since (L8 P0, PIMP) hints that the stuck-at-0 fault on L8 is only activated temporarily (PIMP type), the initial objective is still (L8, 1). Backtracing starts from L8, then L6 and fails on line L11 which has IIMP implication type. TEST PATTERN GENERATION 161 Backtracking occurs on primary input L1 which is thus assigned value 1. Before (L1 1, lIMP) implies, all implication history left by (L1 0, lIMP) must be removed. Thus, nodes L1, L12, L15, L13, L9, L11, L17 are assigned (X, NIMP), nodes L7, L6, and L8 are assigned (0, PIMP). Note that the implication history removal restores the implication history back to the state before L1 0 was implied. Implication is then activated by event (L1 1, lIMP) , and results in the following implication values and types" (L 12 0, lIMP), (L 15 0, PIMP), (L9 1, PIMP), (L11 0, PIMP), (L6 0, IIMP), (L17 1, PIMP), (L8 0, IIMP), (L15 0, IIMP), (L9 1, lIMP), (L11 0, IIMP), and (L17 1, lIMP). Now, L8 is IIMP but the fault is not sensitized; thus, implication fails.
Failure of implication triggers one more backtracking on primary input L1. Implication history left by event (L1 1, IIMP) is erased. This causes the implication history of nodes L 1, L 12, L 15, L9, L 11, L 17 to be replaced by (X, NIMP); nodes L6 and L8 by (0, PIMP). Primary input L1 is assigned value P after backtracking, and implication proceeds by entering (L1 P, lIMP) into the implied-list. Ultimately, we have (L 12 P, PIMP), (L15 P, PIMP), (L9 P, PIMP), (L11 P, PIMP), (L6 P, IIMP), (L17 P, PIMP), (L8 P0, IIMP), (L15 PP, PIMP), (L9 PP, PIMP), (Lll PP, PIMP), (L6 PP, lIMP) and (L17 PP, PIMP). The fault effect PP is propagated to primary output L17; thus the fault is potentially detectable by the single test vector OPX1. The logic simulator (described in the next section) successfully expands the vector into test sequence (0001), (0101) which detects line L8 stuck-at-0.
SIMULATION AND RESULTS
Logic simulation is an integral part of the S-PODEM algorithm. Given a fault f, the test vector generation phase of S-PODEM produces a single test vector which should have a high probability of being expanded as a test sequence for f. However, the compression of multiple time frames for test generation serves as both an advantage as well as a disadvantage. In general, only logic simulation can provide accurate information about circuit behavior. One can not rely entirely on the information given by the single test vector, since the P-model contains vague signal representations as discussed in previous sections.
Logic Simulation and Sequence Expansion
In the end of S-PODEM, there might be primary inputs assigned X, i.e., S-PODEM does not assign values to them. To achieve the maximal freedom on sequence expansion, all primary inputs assigned X are assigned P. The logic simulator used in PGEN simulates both fault-free and faulty circuits simultaneously, and stops when different values are observed at the output of faulty and fault-free circuits, or when the circuit is simulated for the predefined number of clock cycles. To expand the P signals at primary inputs, the logic simulator uses dynamic cost analysis 1] to guide the sequence expansion. Assume that S-PODEM generates a single test vector OPP for fault f, dynamic cost analysis will determine the first test pattern as 1000; and only primary inputs assigned P can change logic value for sequence expansion. Ill is not detected by 1000, further expansion is required. Based on the first P (of 10PP ), two test patterns 1000 and 1010 are tried; and costs C and C2 are estimated respectively based on fault sensitization and propagation. If f is not detected by either test pattern and C2 is smaller than C1 (for example), then 1010 is a better choice than 1000. From 1010, two more test patterns 1010 and 1011 (based on the second P of 10PP) can be further tried.
If 1011 has a lower cost than 1010, then the second test pattern is determined as 1011. Thus, multiple bit changes are possible. Note that the cost analysis of allows only single bit change.
The sequence expansion process repeats until f is detected or a simulation threshold is exceeded. Once the single vector is successfully expanded as a test sequence by the logic simulation, a counter S-vec (number of successful vectors) is incremented by one.
Fault Simulation
When a test sequence T has been successfully expanded from the single test vector for fault f, using the dynamic cost analysis, fault simulation is performed to find all other faults covered by T. Differential fault simulation (Dsim) [8] has been recognized as very powerful in aspects of speed and memory requirement, and was implemented in PGEN with minor modification. If a sequence T is expanded and fails to Note that the faulty state of f2 discussed above is the circuit state derived by applying test sequence T starting from unknown state under fault f2.
So far, discussions of PGEN are mainly restricted to the domain of resettable synchronous sequential circuits. The results can be further extended to a more general case: nonresettable synchronous sequential circuit testing. In the process of single test vector synthesis, S-PODEM assumes the unknown state (X) for all pseudo input nodes, when the implication process starts. In addition, the fault list is sorted such that the faults closer to outputs will be processed earlier. This strategy avoids the use of an initialization sequence. Assume that fault f is closer to primary outputs than other faults; in most cases, a sequence T can be generated to detect f from the unknown state. However, if f does not occur then T will drive the CUT to a known (or partially known) state from which test generation for other faults can be done smoothly. It has been found that all ISCAS89 benchmark circuits can be tested using the aforementioned philosophy except $510. It is almost impossible to drive $510 to a specific state since a synchronization sequence might not exist.
Simulation Results
The test generation algorithm described previously was implemented in the program PGEN, which consists of about 5000 lines of C code and runs in a SUN 3/260 environment. Results for several ISCAS89 sequential benchmark circuits are shown in Table III lowing thresholds: backtrackingm(PI22), backtracing (TH(bt))--(N22), X-oscillation-- (20) , implication--(N22); where PI denotes the number of primary inputs of the CUT, N is the number of nodes. In all benchmark circuit simulations, no reset line is assumed and all CUTs are tested starting from the unknown state. As expected, $510 can not be tested since no flip-flop can be initialized. The pulsating model used by S-PODEM is weak in pulsating representation, and there might be faults for which S-PODEM can not synthesize a test vector; but test patterns really exist. PGEN avoids this situation by expanding test patterns for all hard-to-detect faults using vector PPP...PP before the end of the test generation process. For example, PGEN detects 370 (368 + 2) faults for $400 as shown in Table III . Among these 370 faults detected, 2 faults are detected by using vector PPP...PP.
Threshold values have strong impact on the performance of PGEN. For example, PGEN can detect only 257 faults when the logic simulation threshold is set to 20. However, 353 faults can be detected if TH(sim) is increased to 50. It is worth noting that the summation of Dsim, Isim and S-Vec is greater than the number of detected faults (Detected). For example, there are totally 262 faults detected in circuit $298. Among these 262 faults, 160 of them are detected by Dsim, 98 detected by Isim and 4 (= 262 160 98) detected by logic simulation which is used to expand the test sequence. However, the number of successful vectors (S-Vec) are 11 which hints that 7 out of the 11 successful vectors are contributed by Isim. Table III demonstrates that Isim is very powerful, and it detects a majority of faults in some circuits (such as $208, $349).
CONCLUSIONS
In this paper, a novel sequential circuit testing method called PGEN has been introduced. Results of the proposed method might not be attractive when compared with existing solutions [5] [6] . However, the motivation of this research is to unify the deterministic test generation method and simulation-based method for sequential circuit testing and to seek for the possibility of resulting in a better solution. Using a new logic model (P-model) and the concept of circuit time compression, the multiple time-frame circuit behavior can be efficiently represented by a single time frame. In addition, the concepts of pseudo input node and implication type support the implementation of PGEN. Thus, PODEM has been successfully extended to the domain of sequential circuit testing. The idea behind PGEN is to determine the input patterns which are fixed (and also can be easily generated) in the test process, then use logic simulation (guided by cost analysis) to expand the pulsating signals.
According to benchmark circuit simulation, single test vectors generated by S-PODEM have relatively low probability of being expanded as real test patterns. This comes from the inadequacy of the pulsating model, and can be remedied using a more powerful model. Computing time used by PGEN is generally high, and the reasons are: (1) PGEN can just predict resettability of the circuits using SCOAP and wastes lots of CPU time on synthesizing single vectors for untestable faults; (2) the backtracing and implication processes are easy to be trapped in feedback loops (until threshold values are exceeded), and this wastes CPU time; (3) the PGEN program was not optimally coded; for example, a lot of events are unnecessarily activated in logic simulation and fault simulation. Test sequences are generally very compact, and fault coverage can be higher if larger values are set to the thresholds (but CPU time will be increased).
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